Hardware verification languages - PDFSEARCH.IO - Document Search Engine

Hardware verification languages
Results: 197

#	Item
131	PROJECT RESULT Design methodologies A508: Specification and algorithm/architecture co-design for highly complex applications in automotive and communication (SpeAC) Add to Reading List Source URL: www.catrene.org Language: English - Date: 2009-03-25 10:39:11 Hardware verification languages Electronic system-level design and verification SystemC Transaction-level modeling Systems Modeling Language Systems engineering SIGNAL Integrated circuit design E Electronic engineering Electronic design automation Hardware description languages
132	Laboratoire VERIMAG UMR 5104 Directeur: Nicolas Halbwachs Campagne d’´ evaluation 2011–2015 Add to Reading List Source URL: www-verimag.imag.fr Language: English - Date: 2010-02-11 10:51:36 Validity Science Theoretical computer science Hardware description languages Technology Synchronous programming language Lustre Joseph Sifakis Verification Formal methods Systems engineering Pharmaceutical industry
133	Property Analysis and Design Understanding in a Quality-Driven Bounded Model Checking Flow Ulrich K¨uhne Daniel Große Add to Reading List Source URL: www.informatik.uni-bremen.de Language: English - Date: 2009-01-19 06:14:40 Applied mathematics Logic in computer science Boolean algebra Hardware verification languages Diagrams Formal verification Model checking Binary decision diagram Boolean satisfiability problem Theoretical computer science Electronic engineering Formal methods
134	White Paper Using Digital Verification Techniques on Mixed-Signal SoCs with CustomSim and VCS March 2011 Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 14:39:04 Electronic design Verilog-AMS Electronic test equipment SystemVerilog Signal generator Analog verification Verilog E System on a chip Electronic engineering Hardware description languages Hardware verification languages
135	Technical Backgrounder CustomExplorer Ultra Automated Regression for Mixed-Signal Verification April 2011 Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2014-11-07 14:40:27 Logic design Hardware description languages SystemVerilog Verilog SPICE Netlist Logic simulation Simucad Electronic engineering Electronic design automation Digital electronics
136	Reminder for Teachers on Closing of Second-Semester and Year-long Roster Verification Window Subject: REMINDER: EVAAS Roster Verification (ACTION REQUIRED) Message: Add to Reading List Source URL: www.ncpublicschools.org Language: English - Date: 2014-04-16 17:00:07 Verification Academic term PowerSchool Education Hardware verification languages E Course
137	Datasheet VCS AMS Mixed-Signal Verification Solution Overview Add to Reading List Source URL: www.synopsys.com Language: English - Date: 2015-03-06 15:46:48 Verilog-AMS SystemVerilog Verilog-A Verilog Synopsys SystemC Functional verification E System on a chip Electronic engineering Hardware description languages Electronic design automation
138	Notification for Teachers on Opening of Second-Semester and Year-long Roster Verification Window Subject: EVAAS Roster Verification (ACTION REQUIRED) Attachment: Quick-start guide Add to Reading List Source URL: www.ncpublicschools.org Language: English - Date: 2014-04-16 17:00:07 Hardware verification languages E Web conferencing
139	PDF Document Add to Reading List Source URL: www.dfo-mpo.gc.ca Language: English - Date: 2010-07-08 23:30:36 Databases Relational database management systems Hardware verification languages Database index Mabra Table E Data Information Data management SQL Data modeling
140	OMB # [removed] (NOTE : This Workbook prints best on[removed]x 14" paper with a Landscape orientation.) Verification Plan Template - Guidance and Instructions Phase I – MAGI-based Eligibility Add to Reading List Source URL: medicaid.gov Language: English - Date: 2014-07-14 11:43:04** Metadata Reference Source code E Medicaid Verification Computing Hardware verification languages Information Comment

UPDATE